An Efficient Step-Up Converter with a Low Switch Stress

Van-Tsai Liu^{*}

Department of Electrical Engineering, National Formosa University, Yunlin County, 632, Taiwan Received 02 July 2012; received in revised form 14 August 2012; accepted 12 September 2012

Abstract

A novel approach is proposed for a high step-up and high efficiency converter with a low switch stress. The integrated boost-flyback converter uses coupled-inductor techniques to achieve high step-up voltage with low duty ratio, and thus the slope compensation circuit is disregarded. The proposed circuit topology improving high-gain ratio, increasing efficiency, reducing the secondary side of copper loss, and having an active-clamp effect that can reduce the switch stress on power components and have the energy feedback mechanism. Such a method of high efficiency and simple control can reduce cost which makes production size in increasing demand at present. Therefore, designing converters becomes a challenge when stepping up voltage with high efficiency and high power output. This thesis is a design of a high-efficiency step-up converter with low switch stress. The design is simple in that the circuit requires only a pulse width modulation (PWM) signal output. In addition, at cut-off time, the MOSFET generates a spike by way of a circuit sent to the output. This way can achieve the goal of energy recovery, an active-clamp, and can reduce the switch stress of power switch to improve circuit efficiency. Experimental results have confirmed that the proposed converter possesses high step-up, high efficiency, and low switch stress.

Keywords: step-up, low switch stress, active-clamp

1. Introduction

Alternative energy is currently most common in solar energy, wind power, and hydrogen fuel. The Grid-Tie or supply to high voltage equipment will be a challenge for PV systems, wind generators, and fuel cells to obtain high-voltage solar power that usually produces a number of solar cells in a series into a large-scale module. Moreover, to achieve high-voltage output, the number of solar cells in a series must also increase costs. For medium-sized wind power generators and fuel cell which output voltages are not high, wind power and fuel cells do not apply in a series. Regarding PV systems, wind turbines, and fuel cells as the power grid or supply to high voltage devices, using DC-to-DC power converters with high step-up is the most favorable choice. However, this high step-up converter from low voltage input to high voltage output easily leads to problems of inefficiency. Therefore, how to make good use of PV systems, wind turbines, and fuel cells to reduce costs and improve efficiencies is the primary focus of this study.

For example, K. C. Tseng [1, 2] of boost-flyback converters combined boost and flyback converters significantly improves the voltage gain ratio. Additionally, this structure has an active-clamp that can reduce the switch stress of power devices and energy regeneration mechanisms. This structure also has control of simple, high efficiency, and the secondary side

^{*} Corresponding author. E-mail address: vtliu@nfu.edu.tw

Tel.: +886-56315607 ; Fax: +886-56315609

of the stack that can improve voltage to gain characteristics. Rong-Jong Wai [3-6] enhanced the voltage gain ratio and reduced the switch stress of power devices based on coupled-inductor technology. Unfortunately, this structure has no boost-flyback converter secondary side of the stack effect to enhance the voltage gain. Spiazzi G. [7] of circuit structure is similar to the boost-flyback converter in that the circuit features added a forward converter. However, the circuit for forward and flyback types of output capacitors connected in a series to the load output causes the output voltage to ripple and the issue of greater for transformer air gap. Shih-Kuen Chang Chien [8] of circuit structure is similar to [7]. The circuit sfor forward and flyback type of output capacitors were connected similarly in a series to the load output, but the circuit structure enhanced the [7] voltage gain. Suman and Dwari [9] and Wuhua Li [10] of coupled inductor circuit used parallel arrays to improve the voltage gain, and a phase shift circuit in each group, which can obtain the average input current and reduce the loss of power components. The disadvantage is that control is not easy, and requires more pulse width modulation signals.

This article focuses on the design of a converter with high efficiency and high step-up. This circuit structure retains advantages and features of a boost-flyback converter, and increases the voltage gain ratio more effectively. Moreover, transformer copper loss can be reduced on the secondary side.

2. Design of Circuit

People gradually have the environmental awareness and start to use the renewable energy, such as solar power, wind power, and hydrogen fuel regarding green energy related circuit products and applications which output voltage is not high. Therefore, these need to use converters with high efficiency, high step-up, and high power. However, for high efficiency, high gain, and high power converters, the priority is to be designed with relatively high conversion efficiency. The priority has been compared with the 500-W efficiency in references [11] and [12]. However, the output power is larger and has a relatively large input current and loss of transformer and power components are enhanced. The trend of declining efficiency which in the design is more difficult to control. What way is necessary for using large heat sinks or cooling means to exclude losses arising from the heat, which easily create larger product size and weight. Although, the conversion efficiency can be improved by adapting the design, but now a number of high efficiency, high step-up and high power converter circuit design is very complicated, which is more control mode that caused by the difficulties of manufacture and its increased costs. To solve the demands of the conversion circuit that meet high-gain, high performance and design is not simple. For difficulties of design, large size, and poor efficiency, design costs are higher and yield many technical problems. This article combined with primary side and secondary side, improve high-gain ratio, increase its efficiency, reduce the secondary side of copper loss, and have having an active-clamp effect. Such a method which involves high efficiency and simple control can reduce the cost and size of the product.

2.1. Circuit Structure

This article describes the design of a high-efficiency step-up converter, which improves [1] can be seen from Fig. 1. This design has the advantage of low switch stress, high voltage gain, and high power. The proposed converter is shown in Fig. 2. The proposed step-up converter combined with primary-side and secondary-side. Primary-side having a boost circuit and secondary-side is used a voltage lift equivalent and flyback circuit to improve the voltage gain and reduce the secondary-side of the winding ratio and copper loss in the converter.




Fig. 1 Novel High-Efficiency Step-Up Converter




Fig. 2 Circuit configuration of the proposed step-up converter




Fig. 3 Proposed step-up converter with the secondary-side of the series




Fig. 4 Proposed step-up converter with the secondary side of the simplified component series

2.2. Working Principle

Fig. 5 shows the characteristic waveforms during five operation modes of the proposed converter in one switching period. The circuit operation mode status is shown in Fig. 6. The operating principle of continuous-conduction mode for proposed converter is presented in detail.




Fig. 5 Characteristic waveforms of the proposed converter under CCM operation during one switching period

Mode I $[t_0, t_1]$: At $t = t_0$, switch S is turned on. Diode D_1 and D_2 are turned off and D_3 is turned on. The voltage equation of the primary-side of coupled inductor is $V_i = V_{Lm} + V_{Lk1}$. Simultaneously, the voltage V_{N2} is induced. Therefore, the primary-side current of the coupled inductor i_{Lk1} increases linearly and the secondary current is decreases linearly. When current i_{N2} becomes zero, diode D_3 is turned off. The magnetizing inductor L_m starts to charge by the DC source V_i and the diode D_2 starts to turned on. As current i_{Lk1} is equal to $i_{Lm} + n_2 \cdot i_{N2}$ at $t = t_1$, this operating mode is ended.

Mode II $[t_1, t_2]$: During this time interval, switch *S* is turned on. Diodes D_1 and D_3 are turned off, and D_2 is turned on. The magnetizing inductor L_m is charged by the DC-source V_i . Meanwhile, on the secondary-side winding N_2 of the voltage V_{N2} is charge to the capacitor C_2 . Voltage V_{C2} is approximately equal to nV_{N2} . When current i_{Lk} becomes zero, diode D_1 is turned on. This operating mode is ended at $t = t_2$.

Mode III $[t_2, t_3]$: During this time interval, switch *S* is turned off. Diodes D_1 and D_2 are turned on and D_3 is turned off. The energy of the leakage inductance L_{k1} and magnetizing inductor L_m charge to the parasitic capacitor C_{ds} of switch *S*. Capacitor C_2 is charged by V_{N2} . While the capacitor voltage V_{ds} is equal to $V_i + V_{Lk1}$ at $t = t_3$, diode D_1 conducts and this operating mode is ended.

Mode IV $[t_3, t_4]$: At $t = t_3$, switch *S* is turned off. Diodes D_1 and D_3 are turned on, D_2 is turned off. The energy of DC-source V_i , the leakage inductance L_{k1} and magnetizing inductor L_m are charge to capacitor C_1 . The energy of leakage inductance L_{k1} is recycled. The current i_{Lk1} decreases quickly. According to the leakage inductance L_{k1} , the secondary-side current i_{D3} is decreased. At $t = t_4$, the primary-side current i_{D1} is equal to zero, diode D_1 is cut off. This operating mode is ended.

Mode V $[t_4, t_5]$: During this time interval, switch *S* is still turned off. Diodes D_1 and D_2 are turned off, diode D_3 is turned on. The voltage of the secondary-side V_{N2} and V_{C2} are still released energies to the capacitor C_3 . This mode is ended at $t = t_5$ during *S* is turned on at the beginning of the next switching period.




Fig. 6 Current flow path of the operation modes at CCM

2.3. Steady-State Analysis

To analyze the steady-state characteristics of the proposed converter under CCM operation, the leakage inductance, winding resistance and the transient characteristics of the MOSFET are neglected. The coupled inductor is modeled as a magnetizing inductor L_m , and assuming ideal power devices and that capacitors C_1 , C_2 and C_3 are sufficiently large and output voltage are considered to be constant.

During the equivalent circuit of switch S turned on and the equivalent circuit is shown in Fig. 7(a). The voltage across magnetizing inductance V_{Lm} can be denoted $V_i = V_{Lm}$. Current $\Delta i_{Lm(on)}$ is represented as

$$\Delta i_{Lm(on)} = \frac{V_i}{L_m} \cdot D \cdot T_s, \ \left(0 \le t \le DT_s\right)$$
⁽¹⁾

The voltage-lift capacitor V_{C2} can be written as






Fig. 7 The equivalent circuit of the proposed converter at CCM operation

During the equivalent circuit of switch *S* turn off, the diodes *D1* and *D3* are conducted and the equivalent circuit is shown in Fig. 7(b). The voltage across magnetizing inductance V_{Lm} can be denote

 $V_{Lm} = V_{C1} - V_i$

Current $\Delta i_{Lm(off)}$ is expressed as

 $\Delta i_{Lm(off)} = \frac{V_{C1} - V_i}{L_m} \cdot (1 - D) \cdot T_s, \quad \left(DT_s \le t \le T_s\right)$ $V_{N2} = \left(V_{C1} - V_i\right) \cdot \frac{N_2}{N}$ (4)

and

$$V_{\rm C3} = V_{N2} + V_{C2} \tag{6}$$

(3)

Based on the volt-second balance principle, the voltage of coupled inductor V_{Lm} can be expressed as follows:

$$\Delta i_{Lm}^{+} = \Delta i_{Lm}^{-} \tag{7}$$

Substituting (1) and (4) into (7), the voltage across the capacitor C1 can be derived as

$$V_{C1} = \frac{1}{1 - D} V_i \tag{8}$$

and

$$V_o = V_{C1} + V_{C3} \tag{9}$$

Substituting (2), (6) and (8) into (9), the output voltage V_o can be derived as

$$\frac{V_o}{V_I} = \frac{1 + \frac{N_2}{N_1}}{1 - D}$$
(10)

The circuit of the voltage gain versus the duty ratio under various turn ratios of the coupled inductor is shown in Fig. 8.




Fig. 8 Voltage gain and duty ratio of the proposed converter under different turn ratios

2.4. Effects of the ESRs of the Semiconductor Devices

Fig. 9 shows the equivalent circuit including inductor copper inductances r_{L1} and r_{L2} , on resistances of diode r_{D1} , r_{D2} and r_{D3} , and on resistance $r_{DS(on)}$ of the main switch. The following conditions of the proposed converter are assumed in this analysis of the Model.




Fig. 9 Equivalent circuit with copper and semiconductor losses

- (1) The main switch parasitic capacitor and the diode capacitor are excluded.
- (2) During the switch is turned on can be modeled a resistance $r_{DS(on)}$, and during the switch turned off can be modeled an infinite resistance.
- (3) The diodes are modeled by the forward voltage V_{D1} , V_{D2} and V_{D3} , and the forward resistances r_{D1} , r_{D2} and r_{D3} . When the diodes are reversed-biased, they can be modeled by an infinite resistance.
- (4) The effects of leakage inductances L_{kl} and L_{k2} are neglected.
- (5) Switching loss and ESRs of capacitors are neglected.

- (6) Assumed the magnetizing inductor is sufficiently large to ensure a small-ripple current approximation.
- (7) To consider DC components during the off period, the average current is $i_{L1} = i_{L1}(t)$, and the average current is $i_{L2} = i_{L2}(t)$.
- (8) The capacitors C_1 , C_2 and C_3 are assumed to be large enough and output voltage V_o is constant.

Based on the Kirchhoff's voltage law (KVL) principle, during the switch S is turned on as shown in Fig. 10(a), the following equations can be represented as follow

$$V_{i} = V_{L1(on)} + i_{L1} \cdot r_{L1} + i_{DS} \cdot r_{DS}$$
(11)

$$V_{L1(on)} = V_i - i_{L1} \left(r_{L1} + r_{DS} \right) \tag{12}$$

$$V_{C2} = \frac{N_2}{N_1} V_{L1(on)} - i_{D2} \left(r_{L2} + r_{D2} \right) - V_{D2}$$
(13)

The current of capacitors C_1 , C_2 and C_3 are given as follows:

$$i_{C1(on)} = -\frac{V_o}{R_L} = -i_o$$
(14)

$$i_{C2(on)} = i_{D2}$$
 (15)

$$i_{C3(on)} = -\frac{V_o}{R_L} = -i_o$$
(16)

During the main switch S is turned off as shown in Fig. 10(b), the following equations can be represented as follow

$$V_{C1} = V_i + V_{L1(off)} - i_{L1} \left(r_{L1} + r_{D1} \right) - V_{D1}$$
(17)

$$V_{C3} = \frac{N_2}{N_1} V_i + V_{C2} - i_{L2} \left(r_{L2} + r_{D3} \right) - V_{D3}$$
(18)

$$V_{o} = V_{C1} + V_{C3} = V_{i} + \left(1 + \frac{N_{2}}{N_{1}}\right) V_{L1(off)} + V_{C2} - i_{L1} \left(r_{L1} + r_{D1}\right) - i_{L2} \left(r_{L2} + r_{D3}\right) - V_{D1} - V_{D3}$$
(19)

The current of C_1 , C_2 and C_3 are givens as follow

$$i_{C1(off)} = i_{L1} - \frac{V_o}{R_L}$$
(20)

$$i_{C2(off)} = -i_{L2} \tag{21}$$

$$i_{C3(off)} = i_{L2} - \frac{V_o}{R_L}$$
 (22)

Substituting (13) into (19), the inductor voltage $V_{Ll(off)}$ is derived as

Copyright © TAETI

$$V_{L1(off)} = \frac{1}{1+n} \cdot \left[V_O - V_i \left(1+n \right) + n \cdot i_{L1} \left(r_{L1} + r_{DS} \right) + i_{D2} \left(r_{L2} + r_{D2} \right) + i_{L1} \left(r_{L1} + r_{D1} \right) + i_{L2} \left(r_{L2} + r_{D3} \right) + \left(V_{D1} + V_{D2} + V_{D3} \right) \right]$$
(23)

Based on the amp-second balance principle, from (14), (15), (16) and (20), (21), (22) can be rewritten as follows:

$$\int_{0}^{DT_{s}} i_{C1(on)} dt + \int_{DT_{s}}^{T_{s}} i_{C1(off)} dt = 0$$
(24)

$$\int_{0}^{DT_{s}} i_{C2(on)} dt + \int_{DT_{s}}^{T_{s}} i_{C2(off)} dt = 0$$
⁽²⁵⁾

$$\int_{0}^{DT_{s}} i_{C3(on)} dt + \int_{DT_{s}}^{T_{s}} i_{C3(off)} dt = 0$$
(26)

According to (26), the current flow path the C_3 can be presented as

$$-\frac{V_o}{R_L} \cdot DT_s + \left(i_{L2} - \frac{V_o}{R_L}\right) \cdot (1 - D)T_s = 0$$
⁽²⁷⁾

Form equation (27), the current i_{L2} is determined as

$$i_{L2} = \frac{1}{1 - D} \cdot \frac{V_o}{R_L} \tag{28}$$

According to (24), the current flow path on the C_1 can be presented as


$$-\frac{1}{1-D} \cdot \frac{V_o}{R_L} \cdot DT_s + i_{c1} \cdot (1-D)T_s = 0$$
(29)

Form equation (29), the current i_{LI} is determined as

$$i_{L1} = \frac{1}{1 - D} \cdot \frac{V_o}{R_L}$$
(30)


Substituting (28) into (25), the current flow path i_{D2} can be derived as follows

$$i_{D2} = i_{L2} \frac{D}{1 - D}$$
(31)



(a) Switch turned on

(b) Switch turned off



236

Where in the steady state, the principle of volt-second balance can be given as equation:

$$\begin{bmatrix} V_{i} - i_{L1}(r_{L1} + r_{DS}) \end{bmatrix} \cdot DT_{S} = \frac{1}{1+n} \cdot \begin{bmatrix} V_{O} - V_{i}(1+n) + n \cdot i_{L1}(2r_{L1} + r_{DS}) \\ + i_{D2}(r_{L2} + r_{D2}) + i_{L1}(r_{L1} + r_{D1}) \\ + i_{L2}(r_{L2} + r_{D3}) + (V_{D1} + V_{D2} + V_{D3}) \end{bmatrix} \cdot (1-D)T_{S}$$
(32)

Where $n = \frac{N_2}{N_1}$

From equation (34), the equation can be rewritten as

$$V_{o} = \left(\frac{1+n}{1-D}\right) V_{i} - \left\{\frac{1+n}{1-D} \left[i_{L1} \cdot D\left(r_{L1}+r_{DS}\right)\right] + i_{L1} \cdot n\left(r_{L1}+r_{DS}\right) + i_{D2}\left(r_{L2}+r_{D2}\right) + i_{L1}\left(r_{L1}+r_{D1}\right) + i_{L2}\left(r_{L2}+r_{D3}\right) + \left(V_{D1}+V_{D2}+V_{D3}\right)\right\}$$
(33)

Substituting (28), (30) and (31) into (33), the equation can be rewritten as

$$V_{O} = \left(\frac{1+n}{1-D}\right) V_{i} - \left\{\frac{(1+n)D}{1-D} \cdot i_{L1}\left(r_{L1}+r_{DS}\right) + n \cdot i_{L1}\left(r_{L1}+r_{DS}\right) + \frac{D}{1-D} \cdot i_{L1}\left(r_{L2}+r_{D2}\right) + i_{L1}\left(r_{L1}+r_{D1}+r_{L2}+r_{D3}\right) + \left(V_{D1}+V_{D2}+V_{D3}\right)\right\}$$
(34)

From equation (34), the voltage conversion ratio V_O/V_i is represented as follows

$$\frac{V_{o}}{V_{i}} = \frac{\left(\frac{1+n}{1-D}\right) \cdot \left(1 - \frac{1}{\frac{1+n}{1-D}} \cdot \frac{(V_{D1} + V_{D2} + V_{D3})}{V_{i}}\right)}{1 + \left[\frac{r_{L1}(1+n) + r_{L1} + r_{DS}(1+n) + r_{D1}}{(1-D)^{2} \cdot R_{L}} + \frac{r_{L1}(1+n) + n \cdot r_{DS} + r_{L2} + r_{D1} + r_{D3}}{(1-D) \cdot R_{L}}\right]$$

$$(35)$$

$$e \ n = \frac{N_{2}}{N_{1}}$$

Where

The voltage gain and efficiency affected by different ESRs with coupled inductor is shown in Fig. 11 and Fig. 12. The maximal voltage gain is constrained by the equivalent series resistances, and the efficiency will be decreased by the extreme duty ratio.




Fig. 11 Voltage gain versus duty ratios under different ESRs with coupled inductor




Fig. 12 Efficiency versus duty ratios under different ESRs with coupled inductor

Neglecting the equivalent series resistance of the proposed converter, the ideal voltage gain can be expressed as

$$M_{CCM} = \frac{V_o}{V_i} = \frac{1 + \frac{N_2}{N_1}}{1 - D}$$
(36)

According to (55), the equation can be reorganized and the equivalent circuit is shown in Fig. 13 as follows

 $V_{DX} =$

$$V_{i}(1+n) = V_{o}(1-D) + i_{L1} \left[r_{L1}(1+n) + r_{DS}(1+n) + r_{L2} + r_{DX}(1-D) \right] + V_{DX}(1-D)$$
(37)
Where $r_{DX} = r_{D1} + r_{D2} \frac{D}{1-D} + r_{D3}$
$$V_{DX} = V_{D1} + V_{D2} + V_{D3}$$
$$\underbrace{\downarrow}_{V_{DX}} + v_{L1}(1+n) + r_{L2} + v_{DS}(1+n) + r_{DS}(1-D) + v_{DS}(1-D) + v_{D$$

Fig. 13 Equivalent circuit corresponding to Eq. 37

The input power and output power of the converter can be calculated as shown in equation (38) and (39), respectively.

$$P_{in} = \left(1 + \frac{N_2}{N_1}\right) V_i \cdot i_{L1} \tag{38}$$

$$P_{out} = (1 - D)V_o \cdot i_{L1} \tag{39}$$

238

$$\eta = \frac{P_{out}}{P_{in}} \tag{40}$$

According to the equation (38), (39) and (40), the converter efficiency can be derived as follows

$$\eta = \frac{1 - \left(\frac{1+n}{1-D}\right) \cdot \frac{\left(V_{D1} + V_{D2} + V_{D3}\right)}{V_i}}{1 + \left[\frac{r_{L1}\left(1+n\right) + r_{L1} + r_{DS}\left(1+n\right) + r_{D1}}{\left(1-D\right)^2 \cdot R_L} + \frac{r_{L1}\left(1+n\right) + n \cdot r_{DS} + r_{L2} + r_{D1} + r_{D3}}{(1-D) \cdot R_L}\right]}$$
(41)

Where $n = \frac{N_2}{N_1}$




Fig. 14 The efficiency versus duty ratio under various turn ratios and ESRs

From equation (41) shows that the efficiency is affected by the equivalent series resistance. Fig. 14 shows the efficiency affected by various turns ratios and ESRs.

2.5. Comparison of Converter Voltage Gain




Fig. 15 Comparison of converter voltage gain

3. Simulation and Experimental Results of the Proposed Converter

3.1. Simulation for The Proposed Converter

Software of SIMPLIS was used to simulate the proposed step-up converter in this study. The parameters of the circuit design are shown in Table 1.

Item	Parameter
Input voltage range	$70 V_{DC} \sim 100 V_{DC}$
Input current range	17 ~ 25 A
Output voltage	335 V _{DC}
Output current	5 A
Output power	1600 W
	Aan

Table 1 Design parameters of prototype

Fig. 16(a) shows the simulation waveform of 400W, which is able to tell that I_{Lm} lowest current has been greater than zero. This means that the work patterns have full access to the continuous conduction mode. In addition, the circuit V_{DS} voltage waveform is perfect in that and no spike is generated. The 1600W simulation waveform is shown in Fig. 16(b). The waveform has not changed much since the operation at 400W into the continuous conduction mode afterward. Only the current peaks gradually increased.





Fig. 16 Simulation waveform (a) 400 W, (b) 1600 W

3.2. Experimental Results for The Proposed Converter


Each component of the circuit is used in design that will affect efficiency. The experimental circuit parameters are shown in Table 2.

Item	Parameter
MOSFET S	FQA65N20
Diode D_1	V60200PG
Diode D_2 / D_3	20CTH03FP
Magnetize inductance (L_m)	115 <i>u</i> H
Leakage inductance	0.93 <i>u</i> H
$N_1 : N_2$	38 : 55
PWM Control IC	UC3845
Operating frequency	33 <i>k</i> Hz

Table 2 Utilized components of prototype



ch1:V_{GS}(10V/Div), ch2:V_{DS}(100V/Div), ch3: I_i (10A/Div) ch1 : V_{GS} (10V/Div), ch2: V_{DS} (100V/Div), ch3: I_i (20A/Div) Fig. 17 Waveform measurement of proposed topology: (a) 400W, (b) 1600W



ch1: $V_{GS}(20V/\text{Div})$, ch2: $V_I(100V/\text{Div})$, ch3: $V_O(100V/\text{Div})$, ch4: $I_O(5A/\text{Div})$ Fig. 18 Input and output voltage, and output current waveform

The waveform measurement of the proposed STEP-up Converter is shown in Fig. 17. The circuit can be measured by the waveform diagram similarly to the simulation results. The input and output voltage, and output current waveform are shown in Fig. 18.




Fig. 19 Comparison of simulation and implementation efficiency

For experimental waveform measurement, the input supply voltage source involved seven 12V lead-acid batteries. The output was a resistive load box, and the circuit efficiency of the simulation and experiment are shown in Fig. 19, which demonstrated the highest efficiency of 97.09 % at 300W. Moreover, when at full load, 1600W demonstrated 93.81 % efficiency performance. In addition, Fig.13 illustrates the efficiency that gradually decreased operate at 500W after. The main reason is that when the power device conduction. The flow through power devices and the transformer input current resulting loss has increased significantly ($P_{Loss}=I^2R$), which is a feature of the high power and high step-up converter. The duty cycle can be raised to resolve this problem of decreasing efficiency, and the current peaks can be smooth in a cycle. This is a feature of the past involving the duty cycle being too high and resulting in decreased efficiency. After the increased duty cycle, the resulting loss that parasitic elements is much smaller than the input current in the power components [14].

4. Conclusion

These voltages are low for photovoltaic systems, fuel cells, wind generators and uninterruptible power systems, whose voltages are not high; therefore, they require high-gain and high-power converters to raise voltage supply devices such as power grids and electric vehicles. Many high-power converters currently have control of complex and costly problems. The proposed circuit topology improving high-gain ratio, increasing efficiency, reducing the secondary side of copper loss, and having an active-clamp effect that can reduce the switch stress on power components and have the energy feedback mechanism. Such a method of high efficiency and simple control can reduce cost and product size. The circuit configuration of the proposed converter topology demonstrated the highest efficiency of 97.09 % at 300W in the experiment. Moreover, when at full load, 1600W demonstrated 93.81 % efficiency performance.

References

 K. C. Tseng and T. J. Liang, "Novel high-efficiency step-up converter," I E E Proceedings-Electric Power Applications, vol. 151, pp. 182–190, March 2004.

- [2] K. C. Tseng and T. J. Liang, "Analysis of integrated boost-flyback step-up converter," IEE Proc.-Electr. Power Appl., vol. 152, no. 2, pp. 217–225, April 2005.
- [3] Rong-Jong Wai and Rou-Yong Duan, "High step-up converter with coupled- inductor," IEEE Transactions on Power Electronics, vol. 20, no.5, pp. 1025–1035, 2005.
- [4] Rong-Jong Wai and Rou-Yong Duan, "High Step-Up Coupled-Inductor-Based Converter Using Bi-Direction Energy Transmission," Power Electronics Specialists Conference, PESC '05. IEEE 36th, June 2005, pp. 406–412.
- [5] Rong-Jong Wai, Chung-You Lin, Rou-Yong Duan, Yung-Ruei Chang, "High-efficiency DC-DC converter with high voltage gain and reduced switch stress," IEEE Transactions on Industrial Electronics, vol. 54, no. 1, pp. 354–364, 2007.
- [6] Rong-Jong Wai, Chung-You Lin, Rou-Yong Duan and Yung-Ruei Chang, "High-Efficiency Power Conversion System for Kilowatt-Level Stand- Alone Generation Unit with Low Input Voltage," IEEE Transactions on Industrial Electronics, vol. 55, no. 10, pp. 3702–3714, 2008.
- [7] G. Spiazz, P. Mattavelli and A. Costabesssber, "Effect of Parasitic Components in the Integrated Boost-Flyback High Step-Up Converter," Industrial Electronics, 2009. IECON '09. 35th Annual Conference of IEEE, pp.420–425.
- [8] Shih-Kuen Changchien, Tsorng-Juu Liang, Jiann-Fuh Chen and Lung-Sheng Yang, "Novel high step-up DC–DC converter for fuel cell energy conversion system," IEEE Transactions on Industrial Electronics, vol. 57, no. 6, pp. 2007–2017, 2010.
- [9] Dwari, S.; Parsa, L., "An efficient high step-up interleaved DC-DC converter with a common active-clamp," IEEE Transactions on Power Electronics, vol. 26, no. 1, pp. 66–78, 2011.
- [10] Wuhua Li; Yi Zhao, Yan Deng and Xiangning He, "Performance analysis of an interleaved high step-up converter with voltage multiplier cell," Applied Power Electronics Conference and Exposition (APEC), Twenty-Fifth Annual IEEE, Feb. 2010, pp. 1069–1074.
- [11] T. Dumrongkittigule, V. Tarateeraseth, and W. Khan-ngern, "A new integrated inductor with balanced switching technique for common mode EMI reduction in high step-up DC-DC converter," EMC-Zurich 17th International Zurich Symposium on Electromagnetic Compatibility, Feb. 2006, pp. 541–544.
- [12] Ching-Tsai Pan and Ching-Ming Lai, "A high-efficiency high step-up converter with low switch voltage stress for fuel-cell system applications," IEEE Transactions on Industrial Electronics, vol. 57, no. 6, pp. 1998–2006, 2010.
- [13] K. B. Park, G. W. Moon and M.J. Youn, "Non-isolated high step-up boost converter integrated with sepic converter," IEEE Transactions on Power Electronics, vol. PP, no. 99, pp .1–1, 2010.
- [14] Rou Yong Duan and Rong Da Lo, "High-Efficiency Step-Up Power Conditioning for Hybrid Clean-Energy Power-Supply System," Sixth, Power Electronics Conference, Taiwan, Sep. 2007, pp. 1361–1366.