(1)
Analysis of Drain-Induced Barrier Lowering for Gate-All-Around FET With Ferroelectric. Int. j. eng. technol. innov. 2024, 14 (2), 189-200. https://doi.org/10.46604/ijeti.2023.12887.