“Analysis of Drain-Induced Barrier Lowering for Gate-All-Around FET with Ferroelectric” (2024) International Journal of Engineering and Technology Innovation, 14(2), pp. 189–200. doi:10.46604/ijeti.2023.12887.