“Analysis of Drain-Induced Barrier Lowering for Gate-All-Around FET with Ferroelectric”, Int. j. eng. technol. innov., vol. 14, no. 2, pp. 189–200, Mar. 2024, doi: 10.46604/ijeti.2023.12887.